Very Large Scale Integration (VLSI): VLSID 2013 - 26th International Conference on VLSI...

Very Large Scale Integration (VLSI): VLSID 2013 - 26th International Conference on VLSI...: Venue: Hyatt Regency, Pune, India This joint conference is a forum for researchers and designers to present and discuss current topics in ...

Very Large Scale Integration (VLSI): Editing your FPGA source

Very Large Scale Integration (VLSI): Editing your FPGA source: I noted that in a recent poll of FPGA developers, emacs was far and away the most popular VHDL and Verilog editor. There are a few reasons f...

Very Large Scale Integration (VLSI): Mixed Language Simulation In VLSI

Very Large Scale Integration (VLSI): Mixed Language Simulation In VLSI: Most of Simulation Tools supports mixed language project files and mixed language simulation . This enables you to include Verilog modules ...

Very Large Scale Integration (VLSI): Verilog Design With VHDL Testbench

Very Large Scale Integration (VLSI): Verilog Design With VHDL Testbench: // Two bit adder design in Verilog module adder (a,b,carry,sum); //Port Declarations input [1:0] a; input [1:0] b; output [1:0...

Very Large Scale Integration (VLSI): VHDL Design With Verilog Testbench

Very Large Scale Integration (VLSI): VHDL Design With Verilog Testbench: --VHDL Design for 4:1 multiplexor library ieee; use ieee.std_logic_1164.all; entity Mux is port(I3 : in std_logic_vector(2 downto 0); ...

Very Large Scale Integration (VLSI): Comparison Of VHDL and Verilog

Very Large Scale Integration (VLSI): Comparison Of VHDL and Verilog: There are now two industry standard hardware description languages, VHDL and Verilog. The complexity of ASIC and FPGA designs has meant an ...

Very Large Scale Integration (VLSI): List of VLSI Companies

Very Large Scale Integration (VLSI): List of VLSI Companies: Searching a lot i found following list of companies that works in VLSI domain. Accel Technologies Limited http://www.techaccel.com http://ww...

Very Large Scale Integration (VLSI): Compiling Xilinx library for ModelSim simulator

Very Large Scale Integration (VLSI): Compiling Xilinx library for ModelSim simulator: It was all running cool with VHDL but when i tried to do post Place and Route simulation using SDF file of my design i stuck with following ...

Very Large Scale Integration (VLSI): Indian semiconductor company ships 12 million ICs

Very Large Scale Integration (VLSI): Indian semiconductor company ships 12 million ICs: Bangalore, India based analog and mixed signal semiconductor chip design company; Cosmic Circuits has shipped 12 Million ICs till November 2...

Very Large Scale Integration (VLSI): Intel’s Medfield-based Android Smartphone and Tabl...

Very Large Scale Integration (VLSI): Intel’s Medfield-based Android Smartphone and Tabl...: Intel is coming to mobile phones! Really! The chipmaker is gearing up to show off its Medfield processors at CES this year, which would be...

Very Large Scale Integration (VLSI): Silver jubilee of annual VLSI Design Conference in...

Very Large Scale Integration (VLSI): Silver jubilee of annual VLSI Design Conference in...: The 25th International Conference on VLSI Design and the 11th International Conference on Embedded Systems is being held during January 7 – ...

Very Large Scale Integration (VLSI): The glitch that stole the FPGA's energy efficiency...

Very Large Scale Integration (VLSI): The glitch that stole the FPGA's energy efficiency...: Field-programmable gate arrays (FPGAs) are notorious for high power consumption. They are hard to power down in the same way as custom logic...

Very Large Scale Integration (VLSI): Intel 32nm Medfield mobile processor specs and ben...

Very Large Scale Integration (VLSI): Intel 32nm Medfield mobile processor specs and ben...: The popular chip maker Intel that I like to call chipzilla is preparing their own mobile processor or SoC (system on chip) called Medfield ...

VLSI Encyclopedia: ISRO Builds India's Fastest Supercomputer

VLSI Encyclopedia: ISRO Builds India's Fastest Supercomputer: "Indian Space Research Organisation has built a supercomputer, which is to be India's fastest supercomputer in terms of theoretical peak perf..."

VLSI Encyclopedia: Timing Analysis

VLSI Encyclopedia: Timing Analysis: "Depending on the design methodologies used, three types of timing analysis methods are commonly used: 1. Manual analysis2. Static timing an..."

VLSI Encyclopedia: Difference between Static and Dynamic timing analy...

VLSI Encyclopedia: Difference between Static and Dynamic timing analy...: "Dynamic timing analysis uses simulation vectors to verify that the circuit computes accurate results from a given input without any tim..."

VLSI Encyclopedia: Static Timing Analysis

VLSI Encyclopedia: Static Timing Analysis: "Static timing analysis verifies circuit timing by adding up propagation delays along paths between clocked elements in a circuit. It checks ..."

Positive and Negative Edge Detector Circuit

Positive and negative edge detection is a common requirement in microprocessors. One application could be to detect edge/level triggered events on certain GPIO inputs. Here i will show you a simple circuit which is use to detect Positive as well negative edges.

VHDL CODE : 

library ieee;
use ieee.std_logic_1164.all;
entity edge is
   port (
    inp        : in  std_logic;         -- inpit
    clk        : in  std_logic;         -- clock
    rst        : in  std_logic;         -- reset
    edge_op : out std_logic);        -- setected edge output
 end edge;

architecture edge_ar of edge is
  signal sig1 : std_logic;              -- signal from 1st flop
  signal sig2 : std_logic;              -- signal from 2nd flop

begin  -- edge_ar
   edge : process(clk, rst)
  begin
    if rst = '1' then
      sig1 <= '0';
      sig2 <= '0';
    elsif clk'event and clk = '1' then
      sig1 <= inp;
      sig2 <= sig1;
    end if;
  end process edge;

  edge_op <= sig1 xor sig2;

end edge_ar;

What is Clock Skew?

Given two sequentially-adjacent registers, Ri and Rj, and an equipotential clock distribution network, the clock skew between these two registers is defined as

Tskew-i,j = Tci - Tcj

where Tci and Tcj are the clock delays from the clock source to the registers Ri and Rj, respectively.

ASIC Implementation Design Cycle